

Nanosecond Peak Detect and Hold Circuit with Adjustable Dynamic Range

Gabriel Fellner, Lucas Speckbacher, Seyed Mostafa Mousavi, David Johannes Pommerenke, Satyajeet Shinde, Michael Hillstrom, Ram Chundru and Cheung-Wei Lam

Abstract— This paper presents a novel peak detect and hold (PDH) circuit for the measurement of the peak voltage of electromagnetic-field probes. These probes are used to capture the fields generated by electrostatic discharge (ESD) events in non-grounded portable devices. Therefore, a circuit combining small size, low power consumption and nano-second operation is needed. A topology using a discrete bipolar transistor structure with OTA and common-base storage capacitor charge control optimally meets the requirements. The circuit performance is demonstrated for different bias point settings. The error between the captured value and the actual pulse peak value is shown as a function of rise time, pulse length, amplitude and bias settings. A comparison with literature, shows unmatched performance with respect to speed and power consumption. Using the bias settings the PDH circuit can be adjusted to the sensor’s frequency response to minimize power consumption in a multi-channel system containing sensors of different bandwidth.

Index Terms— Amplitude estimation, Analog circuits, Bipolar transistor circuits, Electromagnetic compatibility, Electromagnetic fields, Pulse measurements, Signal detection

I. INTRODUCTION

TYPICAL applications requiring the use of PDH-circuits are measurement systems where a sensor generates a narrow pulse, for example in spectrometers using semiconductor-detectors and where the information is in the signals peak value. Numerous papers have been published on these applications in nuclear radiation spectroscopy [1], x-ray spectroscopy [2] and optical spectroscopy [3], [4]. In these applications, the output signal from the detector is a train of narrow current pulses which is converted to a voltage signal by a charge sensitive amplifier (CSA) or transimpedance amplifier (TIA) and then fed to a PDH which enables analog to digital conversion with low sampling-rate. In the field of electromagnetic compatibility (EMC), test methods with pulses in the lower nano-second range are also used such as ESD- and TLP-testing [5]–[8].

This paper presents a PDH circuit used for electromagnetic field probes, capturing the fields during ESD events on non-grounded devices using a cigarette pack size, battery powered

sensor system. Several electromagnetic D-dot and B-dot field sensors, all optimized for different frequency bands are used for transient field analysis. The sensors use partial self-integration to adjust the pulse response. The ESD severity information we are interested in is captured by the peak value of the sensor response. This covers the frequency range of interest of different ESD events.

The fastest expected rise time from the sensors in our application is 0.5 ns and the shortest pulse width to be detected is 2 ns. A peak detection method is required for this parameter range, along with the ability to integrate the system into a mobile test platform, which requires low power consumption and small form factor. Such a sensor system has been introduced as a mobile platform in [9], details of the implemented probes are explained in [10].

Multiple options exist for capturing nanosecond pulses. Fast A/D converters, such as those used in oscilloscopes capture the complete pulse. However their size, power consumption and data processing requirements are not suitable for this application, where only peak detection is required. A peak detect and hold (PDH) circuit forms a cost effective solution with small form factor, that enables to realize multiple channels in portable size and battery powered operation.

The most important parameters for characterization of PDH circuits are:

- Amplitude accuracy
- Dependency on pulse shape, minimum detectable pulse-width
- Dynamic-Range
- Hold-time
- Power consumption
- Size

The PDH circuit presented in this work, has unmatched speed compared to published circuits from literature. This superior performance is shown using a measurement setup allowing characterization of analog PDH circuits regarding the key parameters of the input signal. Characterization of the circuit for different operating points shows, that adjusting the speed/power trade-off allows the reduction of power

Manuscript submitted Februar 14, 2023; (Corresponding author: Gabriel Fellner)

Gabriel Fellner and Lucas Speckbacher are with the Institute of Electronics, Graz University of Technology, Graz 8010, Austria (e-mail: gabriel.fellner@tugraz.at; lucas.speckbacher@student.tugraz.at).

Seyed Mostafa Mousavi is with the EMC Laboratory, Missouri University of Science and Technology, Rolla, MO 65401 USA (e-mail: seyedmostafa.mousavi@mst.edu).

David Johannes Pommerenke is with the Institute of Electronics, Graz University of Technology & SAL-GEMC lab , Graz 8010, Austria (e-mail: david.pommerenke@tugraz.at).

Satyajeet Shinde, Michael Hillstrom, Ram Chundru and Cheung-Wei Lam are with Apple Inc., Cupertino, CA 95014, USA (e-mail: satyajeet_shinde@apple.com; michael_hillstrom@apple.com; rchundru@apple.com; lam@apple.com).

consumption for sensors with lower bandwidth. The paper uses material from the thesis [11] with permission.

II. PROPOSED PDH

An overview on existing analog and digital PDH circuits for nanosecond pulses was already reported in [12]–[14]. There are five basic topologies for analog peak detect and hold circuits as shown in Fig. 1.




Fig. 1 Peak detect and hold topologies

A. Triggered Track and Hold

Circuits using track and hold structures (Fig. 1 (a)) require a trigger signal which changes the operation from the track- to hold-phase when the input peak voltage is reached. The generation of this can be challenging for fast pulses, because the timing of the trigger event has strong impact on the performance of the circuit. Most common methods for the generation of these trigger signals are *leading edge discrimination* and *constant fraction discrimination* [23], whereas the first strongly depends on the pulse shape [3].

B. Triggered Track and Hold with Diode Capacitor Configuration

A sampling transconductance amplifier (SOTA) in combination with a diode capacitor combination (Fig. 1 (b)) reduces the effect of trigger timing because the charging current of the hold capacitor is rectified by the diode. With the ability of changing the SOTA operation from track to hold operation, the reverse leakage current through the diode is reduced after a peak has been detected. Since a diode is used in the circuit the disadvantages of its nonlinear behavior and dynamic on-resistance arise [4].

C. Diode Capacitor Configuration with Amplifier

At a diode-capacitor configuration with amplifier (Fig. 1 (c)) the amplifier is in voltage follower configuration and the diode rectifies the charging current. By supplying the amplifier feedback voltage with the voltage at the hold capacitor the diode drop is eliminated. For amplifiers with low input impedance a voltage buffer is required to provide the feedback voltage. This topology is very common due to its simplicity and good performance. The disadvantages are the nonlinear behavior of the diode, leakage current and cross-talk through the diode's parasitic capacitance [13]–[16].

D. Common-Base Configuration with an Amplifier

A pnp-transistor in common-base configuration with a hold capacitor supported by an amplifier (Fig. 1 (d)), offers many advantages over using a diode. The main advantage is the current gain which reduces the voltage swing requirement of the amplifier output and the adjustable bias voltage at the base which allows suitable adjustment of the operating point of the amplifier. There are still drawbacks such as nonlinear behavior, reverse leakage current and cross-talk through the base-emitter capacitance [2], [17]–[19].

E. OTA with a Current Mirror

The use of an OTA and current mirror for rectification (Fig. 1 (e)) instead of a diode is common in integrated circuit technology. The OTA behaves as a voltage dependent current source, where the current is equal to the charging current of the hold capacitor. The topology especially benefits from the simple implementation in a CMOS process and the low cross-talk through the gate-drain capacitance. A major concern is given by the fact that even after a peak voltage has been detected current is flowing through the current-mirror. This current flow continues until the output voltage of the OTA reaches a voltage, high enough to turn the transistor M_1 completely off. Since very high-speed designs use a small value hold capacitor and a current-mirror with large transconductance this effect increases significantly [1], [20]–[22].

III. PROPOSED PDH

A. Concept

The concept of the proposed circuit is shown in Fig. 2. In addition, its full schematic without a discharge switch (JFET) is depicted in Fig. 3. Fig. 4 shows a picture of the circuit with a size of about 20 x 15 mm.

The circuit consists of an OTA with clamping network at the output, followed by a pnp-transistor in common-base configuration. This transistor allows charging the hold capacitor by providing low input impedance to the OTA output and blocks the discharge of the hold capacitor by its high output impedance. The voltage used for the feedback of the OTA cannot be directly supplied by the node of the hold capacitor because of the high base current of the input differential pair transistor. An impedance converter is needed. A high-speed voltage buffer consisting of a n-channel JFET and a npn-transistor is introduced providing low input bias current. The JFET provides low input bias current and transconductance, while the npn-transistor provides current gain for driving capacitive loads.




Fig. 2 Basic building blocks of the proposed PDH circuit concept.

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

The bias point of the circuit is controlled by a micro controller unit (MCU) using DACs and ADCs. Circuit parameters such as tail bias current, feedback bias current and common-base bias voltage can be controlled.

Compared to the already published circuits using the concept of an OTA combined with a transistor in common base circuit and hold capacitor [17]–[19], this circuit is optimized for nano-second peak detection. This was achieved by linearization of the OTA transfer characteristic and software adjustable bias points. By software adjustment the dynamic range / speed of the circuit can be adjusted for the required operation and also temperature drift of the bias point can be compensated. This enables matching the requirements of each channel to the expected signal, especially in multi-channel PDH systems. Considering a PDH-system which is connected to different electromagnetic field sensors, and where the field sensors have different bandwidths, the PDH-circuit can be matched to the requirement of the sensor to achieve maximum power efficiency.

B. Operational Transconductance Amplifier

RF-bipolar transistors are used for achieving high bandwidth of the OTA. In the amplifier, the input differential pair (T_1, T_2) is loaded by a pnp-current-mirror (T_4, T_5) for differential to single-ended conversion. A current sink consisting of a npn-transistor (T_7) was used as the tail current bias, whereby the value of the bias current can be adjusted by changing the base voltage of this transistor using a DAC. The current is measured by reading the voltage drop across the emitter degeneration resistor (R_4) using the ADC.

The transistors of the input differential pair (T_1, T_2) use a small value emitter degeneration resistors (R_e). These resistors provide a small negative feedback and extend the amplifiers linear operating region to approximately $R_e I_e$. This extension of the linear region is especially important for reducing the rise-time dependency of the circuit. The internal rise-time of the voltage across the hold capacitor is thereby reduced making feedback delay less critical. The clamping of the output voltage is done using a Schottky diode (D_1) with a series resistor (R_d) connected between diode connected pnp-transistor of the current mirror load and the output of the amplifier. During the peak detection phase this diode is reverse biased. After a peak is detected and the circuit changes to the hold phase, the clamping network starts conducting and supplies half of the tail current, resulting in a minimum output voltage of:

$$V_{OTA\ min} = V_{DD} - V_{EB} - V_{clamp} \quad (1)$$

where V_{EB} is the Emitter-Base voltage of the pnp-current-mirror load and V_{clamp} is the voltage drop of the clamping network, with:

$$V_{clamp} = \frac{I_{tail}}{2} R_d + V_{diode} \quad (2)$$

This clamping of the output voltage reduces the effect of the cross-talk through the rectifying pnp-transistors (T_6) collector-emitter capacitance. The error generated by this cross-talk is defined by:




Fig. 3 The proposed PDH circuit schematic, JFET as discharge switch not shown.

$$V_{error} = \Delta V_{OTA} \frac{C_{CE}}{C_{CE} + C_h} \quad (3)$$

Where ΔV_{OTA} is the voltage swing at the emitter of the rectifying pnp-transistor.

The diode series resistor in the clamping network is required to damp oscillations that may be caused by the parasitic inductance of the clamping diode. When a pulse is detected and the circuit changes its operation to hold phase (condition: $V_{in} < V_{hold}$), the current through the clamping network rises very fast. The node at the cathode of the diode is a high impedance node during this phase, as it is connected to the collector of T_5 and T_2 , and T_6 is reverse biased. This combined with the fast current rise through the diode this can cause oscillations since the parasitic inductance of the diode and the capacitance at the high ohmic node can form an LC-circuit with positive feedback through the PNP-current mirror. A series resistor was added for damping this LC-circuit.

To ensure that the clamping network is reverse biased, the voltage across the clamping network is also measured.

C. Common-Base Rectifier

The transistor in common-base configuration (T_6) is used for rectification. Due to the low input impedance provided by the current gain the required voltage swing of the amplifier is reduced. The most important parameters which effect the operation of the circuit are the current gain and the parasitic capacitances. The emitter-base capacitance leads to a small negative feedback because when the emitter voltage increases the base voltage also increases, while the collector-emitter capacitance discharges the hold capacitor when the emitter voltage decreases, producing an voltage error as described above.

By adjusting the bias voltage at the base the output voltage of the OTA can be changed and set to a value so that the clamping network is reverse biased with 50 mV, enabling the best performance for the amplifier.

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

D. Voltage Buffer

The voltage buffer has a constant offset voltage, which is defined by:

$$V_{offset} = V_{GS} + V_{BE} \quad (4)$$

Where V_{GS} is the gate-source voltage of the n-channel JFET (J_1) and V_{BE} the base-emitter voltage of the NPN-transistor (T_3), the voltage drop across the series resistor is neglected. Due to the fact that the JFET has negative gate-source voltage the offset cancels out to a certain extent depending on the used bias currents and components.

Since the feedback of the amplifier is in reference to the output voltage of the buffer this offset does not affect the output voltage of the PDH, but remains across the hold capacitor.

It is very important that the voltage buffer has a flat frequency response in the working range. Deviations from this flat response result in output signals that are either too large or too small depending on the input pulse frequency content. To achieve this flat frequency response even at higher frequencies, a speed up capacitor (C_1) is added between the gate and the drain of the JFET.

E. Limitations

The presented circuit has limitations, which can be influenced by certain design parameters. The response to very short pulses is limited by the ability of the circuit to transfer charge to the hold capacitor (C_h). The transferred charge is determined by the current and the time this current is present at the hold capacitor. For low amplitudes the corresponding absolute value of the output current of the OTA is low, because of the finite transconductance. For low output currents, a significant portion of the output current is used to charge the output capacitance of the OTA, to enable current flow through transistor (T_6). Therefore more time (larger pulse-width) is required to reach a desired voltage level at the hold capacitor.

The maximum output current of the OTA is limited by the OTA tail current. This leads to limited charge transfer to the hold capacitor if the pulse-width is very short.

A general limitation for the maximum input voltage amplitude comes from the value of the positive supply voltage. This value defines the bias voltage of the common base circuit of transistor (T_6) to approximately the base voltage of the current mirror pair (T_4, T_5). This limits the maximum voltage at the hold capacitor to the base voltage of T_6 , since above this voltage level the collector-base diode gets conductive.

F. Important Design Aspects

Designing a PDH circuit for a time range in the lower nano second range can be very challenging because of the many trade-offs to be dealt with, such as an oscillations tendency and respond speed. The following aspects are crucial for optimizing the speed of the circuit and avoiding oscillations:

- Small and compact structures keeping time delay low
- Bias current sources should be decoupled with resistors as close as possible to the RF-part and with values as high as possible in order to minimize reflections.

- Minimize parasitic capacitances and inductances
- In simulation consider the expected feedback delay, including physical path length
- Avoid the use of multiple components within one package in bias or feedback transistors if they lengthen the routing and as they increase cross coupling




Fig. 4 PCB of PDH circuit with dimensions of 20 mm x 15 mm.

IV. MEASUREMENT SETUP

The circuit is characterized on its behavior for different rise- and fall-times, amplitudes and pulse-widths. Fig. 5 shows a block diagram of this measurement system comprising an arbitrary waveform generator (Tektronix AWG7102 with 10 GS/s) for pulse generation. Two programmable step-attenuators (Peregrine PE43702 and Minicircuits DAT-15R5A+) and an Amplifier Research 10W power amplifier (10W1000AM3) are used to adjust the pulse amplitude. Overall 24 dB attenuators are used to set the amplitude range to the region of interest. The step attenuators have a range of 15.5 dB and 31.75 dB. By combining the step attenuators with a reduction of the amplitude at the AWG (6 dB), a dynamic range of more than 53 dB is achieved. By reducing the amplitude at the AWG further, even a higher dynamic range is possible. Amplitude reduction is preferably done with step-attenuators to maintain high signal to noise ratio (SNR) as the AWG suffers from a rather high background noise. At the DUT (PDH) the input voltage peak and the output voltage are measured with a Rhode & Schwarz 4 GHz, 20 GSa/s oscilloscope (RTO2044). During the measurements the adjustment of the circuit operating point is done by sending commands from the control PC to the MCU.




Fig. 5 Block-diagram of the measurement setup

Using this measurement setup, the key parameters of analog PDH circuits can be analyzed for three core characteristics along the amplitude of the pulse: hold-behavior, dependency on pulse rise-time and dependency on pulse-width.

V. MEASUREMENT RESULTS

A. Analysis of the Hold-Behavior

An input pulse with a rise- and fall-time of 4 ns and a pulse-width of 10 ns was used for an initial characterization of the hold-behavior of the circuit. With this relatively slow rise-time and large pulse-width, information about the basic circuit operation is gained. The droop-rate of the circuit is determined by sampling the PDH response after different time intervals. Fig. 6 shows the measurement error after different sampling times, an overshoot of up to 12 % is observed. The output voltages sampled after 200 ns are higher than the input peak voltage but for sampling after 1 μ s the result is very close to the ideal value. Also the voltage droops somewhat from 1 μ s to 5 μ s. The reason for this is that there is a small transient peak in the first few 100 ns, which disappears after about 500 ns. The reason for this is the speedup capacitor at the voltage buffer which pushes the voltage level to high and then slowly discharges with the bias current of the JFET.




Fig. 6 Output error observed during the hold behavior measured for different time periods after the input pulse. The output voltage error is calculated using the input peak voltage as a reference. The circuit operating point was set with a tail current of 15 mA

B. Analysis of Rise-Time Dependency

To analyze the impact of the input signal rise-time the PDH is tested using pulses with different rise-times but long pulse-width of 10 ns. The use of a slow waveform ensures that the circuit can perform its basic operation, so that the effect of the different rise-times only affects the output signal. During this measurement the output voltage was measured 100 ns after the input pulse. In Fig. 7 the error of the output voltage is shown across the whole input voltage range. It shows a maximum rise-time dependency of 10 %, which is a reasonable number in this range of rise-times and for the expected application of capturing fields of ESD. The dependency on rise-time of about 10 % is already close to the limitations of the test setup, because a certain proportion of the error is caused by the amplifier in the test system. At fast rise-times this amplifier causes a small amount of overshoot in the range of a few percent, which results in some measurement error for the input peak voltage that is used for the error calculation.




Fig. 7 Output error measurement result showing the rise time dependency, measured after 100 ns. The circuit operating point was set with a tail current of 15 mA and a feedback bias current of 1.5 mA.

C. Analysis of Pulse-Width Dependency

In order to specify the dependency on the pulse-width, a pulse with 800 ps rise- and fall-time was used, which enables testing down to pulse-widths as small as 1.5 ns. Again the value for the output voltage was taken after 100 ns. Fig. 8 shows that the output voltage is too low for smaller pulse-widths in the upper input voltage range. This is a result of limited charging current and limited time for the hold capacitor.

A very similar behavior can be obtained from Fig. 9 for the lower input voltage range, where the charging current for the hold capacitor is limited because of the small input differential voltage and limited transconductance of the OTA.




Fig. 8 Output error measurement results showing the pulse-width dependency for full input voltage range, measured after 100 ns. The circuit operating point was set with a tail current of 15 mA and a feedback bias current of 1.5 mA.




Fig. 9 Output error measurement result showing the pulse-width dependency for the lower voltage region, measured after 100 ns. The circuit operating point was set with a tail current of 15 mA and a feedback bias current of 1.5 mA.

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

D. Tail Current Adjustment

Changing the tail bias current of the OTA has the greatest effect on the circuit performance, because it directly effects the transconductance and the maximum output current. The circuit behavior was characterized for different values of this current, since the OTA tail bias current also makes a major contribution to the circuit power consumption.

In Fig. 10 and Fig. 11 the measurement results are shown for different values of the bias current, tested with a pulse-width of 3 ns and the output voltage again being sampled after 100 ns. First when looking at Fig. 11 it can be seen that the bias current mainly determines the behavior in the upper voltage region and the lower voltage region is much less affected.

The resulting dynamic range for different tail bias currents and pulse widths is shown in Fig. 12. It is clearly visible, that a change in the bias current causes the highest variation in the output voltage at the smallest pulse-width of 1.5 ns. The larger the pulse-width becomes, the less the tail bias current is required by the OTA for reaching large output voltages. As a result the necessary tail bias current can be set to a value, which fulfills the dynamic range requirements by using as little bias current as necessary and therefore providing high power efficiency.




Fig. 10 Output error results for different tail bias current using a pulse-width of 3 ns, measured after 100 ns. The circuit operating point was set with a feedback bias current of 1.5 mA.




Fig. 11 Output error measurement result for different tail bias currents using a pulse-width of 3 ns in the lower voltage range, measured after 100 ns. The circuit operating point was set with a feedback bias current of 1.5 mA.

E. Characterization Results Summary

All the measurement results provide a good overview of the important circuit parameters and describe the influence of different bias points very well. In Fig. 12 the dynamic-range

versus tail bias current is shown for the measured pulse-widths. The result shows, that the dynamic range for very short pulses can be increased significantly by increasing the bias current. Whereas for the 10 ns long pulse the dynamic range is lowered with a higher bias current, this is the case because the higher tail current leads to a higher voltage drop at the output of the OTA caused by the higher current through the clamping network.

For the calculation of the dynamic range a 3 dB deviation to the ideal output voltage was chosen for the lower- and upper-voltage-limits. In the event that there was no 3 dB deviation for the higher voltage levels 3.5 V was selected as the maximum voltage. It should be possible to operate the circuit with voltages up to 4 V, but this was not tested because the scope of this work focuses on very fast pulses and lower power consumption. For pulse-widths greater than 2 ns the measurement was only up to 3.5 V and therefore shows a lower dynamic range than is possible.




Fig. 12 Measurement result of the dynamic-range for different pulse-widths, measured after 100 ns. The circuit operating point was set with a feedback bias current of 1.5 mA.

F. Measurement with H-Field Sensor

Since the pulses in the application of measuring electromagnetic fields during ESD events show more complex waveshapes, the response of the circuit to a signal from a magnetic field sensor is tested. For this purpose a magnetic field probe (B-dot, 5 mm x 20 mm) is connected to the circuit and a human skin ESD event (4 kV) is triggered in a distance of 5 cm to the sensor. The corresponding sensor signal and response of the circuit is shown in Fig. 13.




Fig. 13 Circuit response to signal of a magnetic field sensor located in a distance of 5 cm to 4 kV human skin ESD event. The sensor signal has a rise time of 600 ps and a pulse width of 3.75 ns.

VI. PERFORMANCE COMPARISON

In Table I the existing published circuits are compared for the parameters that are relevant in this work. The comparison shows that the proposed circuit offers a much better minimum detectable pulse-width than the existing circuits, with a very low power consumption and good dynamic range. It needs to be noted that the authors of these publications often had different optimization goals, such as accuracy or linearity.

VII. CONCLUSION

A peak detect and hold circuit for nano-second pulses was designed and verified across different bias point settings. The measurement results reveal superior performance regarding speed and power consumption compared to results from literature. The use of different operating points maximizes energy efficiency by matching the circuit performance to the requirements of each specific's sensor response. Actively using this tradeoff between power and speed offers major advantages in battery powered multichannel systems, where multiple signals with different bandwidths have to be measured using similar circuitry. With the proposed PDH, pulses having a width of 3 ns can be detected with a dynamic range of 37 dB at a power consumption of only 108 mW and a dynamic range of 26.7 dB is achieved for pulse-widths of 1.5 ns at a power consumption of 153 mW.

TABLE I
PDH PERFORMANCE COMPARISON

Topology	Min. PW	DR	Power	Design goal
Triggered track and hold [3]	20 ns	25 dB	N/A	speed
Triggered track and hold [4]	200 ns	N/A	120 mW	low-cost
Diode capacitor configuration with amplifier [15]	10 ns	50 dB	1.2 W	speed, precision
Common-base configuration with amplifier [17]	10 ns	N/A	N/A	speed, precision
Common-base configuration with amplifier [18]	N/A	46 dB	N/A	speed
Common-base configuration with amplifier [2]	N/A	N/A	N/A	precision
OTA with current mirror [20]	500 ns	N/A	200 μ W	efficiency, CMOS IC
OTA with current mirror [1]	N/A	20 dB	N/A	precision
OTA with current Mirror [22]	200 ns	20 dB	6.6 mW	precision
Proposed circuit	1.5 ns	26.7 dB	108 mW	speed, efficiency
	1.5 ns	30 dB	198 mW	
	3 ns	37.23 dB	108 mW	

PDH performance comparison, PW: pulse-width, DR: dynamic-range, power: power consumption

REFERENCES

- [1] P. Y. Chang and H. P. Chou, "A High Precision Peak Detect Sample and Hold Circuit," in *2006 IEEE Nuclear Science Symposium Conference Record*, 2006, pp. 329–331. doi: 10.1109/NSSMIC.2006.356168.
- [2] P. F. Buckens and M. S. Veatch, "A high performance peak-detect and hold circuit for pulse height analysis," in *Conference Record of the 1991 IEEE Nuclear Science Symposium and Medical Imaging Conference*, 1991, pp. 723–727. doi: 10.1109/NSSMIC.1991.259034.
- [3] K. Achtenberg, J. Mikołajczyk, D. Szabra, A. Prokopiuk, and Z. Bielecki, "Optical pulse monitoring unit for Free Space Optics," *Opto-Electronics Review*, vol. 27, no. 3, pp. 291–297, Sep. 2019, doi: 10.1016/J.OPELRE.2019.09.001.
- [4] Y. Wei Zhang *et al.*, "Laser pulse peak holding circuit for low cost laser tracking applications," <https://doi.org/10.1117/12.2243865>, vol. 10153, pp. 36–42, Oct. 2016, doi: 10.1117/12.2243865.
- [5] C. F. M. Carobbi, A. Bonci, M. Stellini, and M. Borsero, "Time-Domain Characterization of the Surge, EFT/Burst, and ESD Measurement Systems," *IEEE Trans Instrum Meas*, vol. 62, no. 6, pp. 1840–1846, Jun. 2013, doi: 10.1109/TIM.2013.2239017.
- [6] K. Hilty, H. Ryser, and U. Hermann, "Calibration of electrostatic discharge generators and results of an international comparison," in *Conference on Precision Electromagnetic Measurements. Conference Digest. CPEM 2000 (Cat. No.00CH37031)*, 2000, pp. 502–503. doi: 10.1109/CPEM.2000.851103.
- [7] Jui-Chu Lee, R. Young, J. J. Liou, G. D. Croft, and J. C. Bernier, "An improved experimental setup for electrostatic discharge (ESD) measurements based on transmission line pulsing technique," *IEEE Trans Instrum Meas*, vol. 50, no. 6, pp. 1808–1814, 2001, doi: 10.1109/19.982985.
- [8] M. Scholz *et al.*, "ESD On-Wafer Characterization: Is TLP Still the Right Measurement Tool?," *IEEE Trans Instrum Meas*, vol. 58, no. 10, pp. 3418–3426, Oct. 2009, doi: 10.1109/TIM.2009.2017657.
- [9] N. Becanovic, S. M. Mousavi, G. Fellner, and D. Pommerenke, "A Portable Test Platform for Capturing ESD Induced Fields," in *2021 IEEE International Joint EMC/SI/PI and EMC Europe Symposium*, Jul. 2021, pp. 1144–1148. doi: 10.1109/EMC/SI/PI/EMCEurope52599.2021.9559289.
- [10] R. J. Spiegel, C. A. Booth, and E. L. Bronaugh, "A Radiation Measuring System with Potential Automotive Under-Hood Application," *IEEE Trans Electromagn Compat*, vol. EMC-25, no. 2, pp. 61–69, 1983, doi: 10.1109/TEMC.1983.304149.
- [11] G. Fellner, "High-Speed Peak Detect and Hold Circuit for ESD Threat-Level Analysis of Portable Devices," Master's Thesis, Graz University of Technology, Graz, Austria, 2021.
- [12] K. Achtenberg, J. Mikołajczyk, D. Szabra, A. Prokopiuk, and Z. Bielecki, "Review of peak signal detection methods in nanosecond pulses monitoring," *Metrology and Measurement Systems*, vol. 27, no. 2, pp. 203–218, 2020, doi: 10.24425/MMS.2020.132770.
- [13] K. Hassan and A. Gabino, "LTC6244 High Speed Peak Detector | Analog Devices." <https://www.analog.com/en/technical-articles/ltc6244-high-speed-peak-detector.html> (accessed Jan. 11, 2021).
- [14] J. Wright, "Design Note 61: Peak Detectors Gain in Speed and Performance | Analog Devices." <https://www.analog.com/en/design-notes/peak-detectors-gain-in-speed-performance.html> (accessed Jan. 11, 2021).
- [15] W. Haas and P. Dullenkopf, "A novel peak amplitude and time detector for narrow pulse signals," *IEEE Trans Instrum Meas*, vol. IM-35, no. 4, pp. 547–550, Dec. 1986, doi: 10.1109/TIM.1986.6831767.
- [16] M. Uno, "A Method of Measuring the Peak Value of a Narrow Impulse by the Use of a Voltage-Forced Pulse-Lengthener Circuit," *IEEE Trans Instrum Meas*, vol. 22, no. 2, pp. 144–147, 1973, doi: 10.1109/TIM.1973.4314125.
- [17] D. Costin and P. Opris, "High speed peak detector for glitch-catching used in digital storage scopes," in *1995 International Semiconductor Conference. CAS '95 Proceedings*, 1995, pp. 233–236. doi: 10.1109/SMICND.1995.494905.
- [18] R. N. Larsen, "Nanosecond Pulse Stretcher," *Review of Scientific Instruments*, vol. 37, no. 4, pp. 514–515, Apr. 1966, doi: 10.1063/1.1720228.
- [19] E. Keppler, A. Glasmachers, and W. Winkelkemper, "New design aspects for an energetic particle telescope for space missions," *IEEE Trans Instrum Meas*, vol. IM-30, no. 3, pp. 177–181, Sep. 1981, doi: 10.1109/TIM.1981.6312373.

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

- [20] M. W. Kruiskamp and D. M. W. Leenaerts, "A CMOS peak detect sample and hold circuit," *IEEE Trans Nucl Sci*, vol. 41, no. 1, pp. 295–298, Feb. 1994, doi: 10.1109/23.281513.
- [21] G. de Geronimo, P. O'Connor, and A. Kandasamy, "Analog CMOS peak detect and hold circuits. Part 1. Analysis of the classical configuration," *Nucl Instrum Methods Phys Res A*, vol. 484, no. 1–3, pp. 533–543, May 2002, doi: 10.1016/S0168-9002(01)02059-9.
- [22] G. de Geronimo, P. O'Connor, and A. Kandasamy, "Analog CMOS peak detect and hold circuits. Part 2. The two-phase offset-free and derandomizing configuration," *Nucl Instrum Methods Phys Res A*, vol. 484, no. 1–3, pp. 544–556, May 2002, doi: 10.1016/S0168-9002(01)02060-5.
- [23] M. A. Al-Alaoui, "A unified analog and digital design to peak and valley detector, window peak and valley detectors, and zero-crossing detectors," *IEEE Trans Instrum Meas*, vol. IM-35, no. 3, pp. 304–307, Sep. 1986, doi: 10.1109/TIM.1986.6499214.



Gabriel Fellner received his M.Sc. degree in electrical engineering in 2021 from Graz University of Technology, Graz, Austria, where he is currently working toward the Ph.D. degree in the field of electrostatic discharge. His research interests include the detection and quantification of ESD.



Lucas Speckbacher received the M.Sc. degree in electrical engineering in 2020 from the Graz University of Technology, Graz, Austria, where he is currently working toward the Ph.D. degree in robustness of consumer electronics. His research interests include system-level ESD and RF circuit design.



Seyed Mostafa Mousavi (Senior Member, IEEE) received his bachelor's degree from the Iran University of Science and Technology, Tehran, Iran, in 2007, and the master's and Ph.D. degrees from the K. N. Toosi University of Technology, Tehran, Iran, in 2010 and 2016, respectively, all in electrical engineering. He joined the Graz University of Technology, Graz, Austria, before moving to the EMC Lab., Missouri S&T in 2022, where he is currently a Postdoctoral Fellow, specializing in EMC, ESD protection, and Signal Integrity.



David Johannes Pommerenke (F'15) received his Diploma and PhD from the Technical University Berlin, Germany. His research interests include EMC, ESD, electronics, numerical simulations, measurement methods and instrumentations. After working at Hewlett Packard for 5 years, he joined the Electromagnetic Compatibility Laboratory at the Missouri University of S&T in 2001. In 2020 he moved to Graz, Austria to join the Graz EMC lab at the Graz University of Technology. Most of his research is devoted to system level Electrostatic Discharge and EMC. He has published more than 150 journal papers and is an inventor on 13 patents. He is IEEE Fellow and an associated editor of the TEMC.



Satyajet Shinde received the B.E. degree in electronics and telecommunications engineering from the Savitribai Phule Pune University, Pune, India, in 2010, and the M.S. and Ph.D. degrees in electrical engineering from the Missouri University of Science and Technology, Rolla, MO, USA, in 2014 and 2017, respectively. He was a Graduate Research Assistant with the Electromagnetic Compatibility Laboratory, Missouri University of Science and Technology. He was a Signal Integrity Summer Intern with Micron Technology, Boise, ID, USA, in 2013, and an EMC Design Summer Intern with Apple Inc., Cupertino, CA, USA, in 2015. He is currently working as an EMC Design Engineer at Apple Inc. (Cupertino, CA, USA). His research interests include intra-system RFI, radiated emission modeling techniques, EMC and ESD measurement methods, and RF system design.



Michael Hillstrom is an EMC Design Engineering Manager at Apple. He received his bachelor's degree in electrical and computer engineering from the Missouri University of Science & Technology and master's degree in electrical engineering from Stanford University. He joined Apple as an EMC Design Engineer in 2013 and became a manager in 2021. He is interested in consumer electronics research and development with a focus on system design for ESD and EMI.



Ram Chundru Ram Chundru has been with the EMC department at Apple Inc. since 2007. As the department manager, he oversees product development as well as university research on a variety of topics in EMC/ESD. Prior to joining Apple, he served as the first system level ESD engineer at Texas Instruments Inc. He received the B.S.E.E. degree from the University of Madras, India in 2000, and the M.S.Comp.E. and the M.S.E.E. degrees from Missouri University of Science and Technology (MS&T) in 2001 and 2004 respectively. His research interests include EMC, ESD, RFI, CoEx, and Advanced Measurements.



Cheung-Wei Lam received his BS from the Chinese University of Hong Kong and MS & PhD from MIT. He is a Distinguished Engineer and Chief EM Technologist at Apple. Prior to Apple, he was a co-founder at Transcendent Design Technology and a principal engineer at Quad Design Technology. He has given numerous invited presentations on EMC/RFI design and simulation in the US, Canada, Europe, and Asia. He currently serves as an IEEE EMC Society Respected Speaker and was a past IEEE EMC Society Distinguished Lecturer.